Products
TACHRA Development Kit
TACHRA Development Kit allows designers to investigate and test their software designs with features of TACHRA processor. Designers can write the design in memory of TACHRA and observe output of the design by some output elements (LCD, LED ...).
Larger image : [2816x2112] [1024x768]
Block Diagram : [+]
PDF Datasheet : [+]
Features
- Tachra processor: Aristo based processor
- UART interface
- DSU UART interface: Interface to test and debug TACHRA memory inside programs
- Flash PROM (I2C & SPI interface)
- Clock pulse: Maximum 80MHz crystal oscillator or maximum 166MHz oscillator
- 2 Test mode methods for verifying TACHRA :
- Scan mode: Writing a bit stream to all TACHRA flip flops and verifying them.
- Cache test: Writing and reading a specified pattern to data and instruction caches, every cache segment has an output LED (test LED).
- 4 interrupt pins connected to push buttons
- 3 Boot device: SPI, I2c or UART
- 32 GPIO:
- LCD: 16x2 LCD, It can be controlled 8bits or 4bits. 11 pins as output
- LED: 8 LEDs as output
- Push button : 3 push buttons as input
- Expansion header: 2 pins as input or output
- Dip Switch: 4 DIP switches to selecting boot mode
- Flash PROM: 4 pins to connect to SPI or I2C interface